Espressif Systems /ESP32 /SLC /_0INT_ENA1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as _0INT_ENA1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (FRHOST_BIT0_INT_ENA1)FRHOST_BIT0_INT_ENA1 0 (FRHOST_BIT1_INT_ENA1)FRHOST_BIT1_INT_ENA1 0 (FRHOST_BIT2_INT_ENA1)FRHOST_BIT2_INT_ENA1 0 (FRHOST_BIT3_INT_ENA1)FRHOST_BIT3_INT_ENA1 0 (FRHOST_BIT4_INT_ENA1)FRHOST_BIT4_INT_ENA1 0 (FRHOST_BIT5_INT_ENA1)FRHOST_BIT5_INT_ENA1 0 (FRHOST_BIT6_INT_ENA1)FRHOST_BIT6_INT_ENA1 0 (FRHOST_BIT7_INT_ENA1)FRHOST_BIT7_INT_ENA1 0 (SLC0_RX_START_INT_ENA1)SLC0_RX_START_INT_ENA1 0 (SLC0_TX_START_INT_ENA1)SLC0_TX_START_INT_ENA1 0 (SLC0_RX_UDF_INT_ENA1)SLC0_RX_UDF_INT_ENA1 0 (SLC0_TX_OVF_INT_ENA1)SLC0_TX_OVF_INT_ENA1 0 (SLC0_TOKEN0_1TO0_INT_ENA1)SLC0_TOKEN0_1TO0_INT_ENA1 0 (SLC0_TOKEN1_1TO0_INT_ENA1)SLC0_TOKEN1_1TO0_INT_ENA1 0 (SLC0_TX_DONE_INT_ENA1)SLC0_TX_DONE_INT_ENA1 0 (SLC0_TX_SUC_EOF_INT_ENA1)SLC0_TX_SUC_EOF_INT_ENA1 0 (SLC0_RX_DONE_INT_ENA1)SLC0_RX_DONE_INT_ENA1 0 (SLC0_RX_EOF_INT_ENA1)SLC0_RX_EOF_INT_ENA1 0 (SLC0_TOHOST_INT_ENA1)SLC0_TOHOST_INT_ENA1 0 (SLC0_TX_DSCR_ERR_INT_ENA1)SLC0_TX_DSCR_ERR_INT_ENA1 0 (SLC0_RX_DSCR_ERR_INT_ENA1)SLC0_RX_DSCR_ERR_INT_ENA1 0 (SLC0_TX_DSCR_EMPTY_INT_ENA1)SLC0_TX_DSCR_EMPTY_INT_ENA1 0 (SLC0_HOST_RD_ACK_INT_ENA1)SLC0_HOST_RD_ACK_INT_ENA1 0 (SLC0_WR_RETRY_DONE_INT_ENA1)SLC0_WR_RETRY_DONE_INT_ENA1 0 (SLC0_TX_ERR_EOF_INT_ENA1)SLC0_TX_ERR_EOF_INT_ENA1 0 (CMD_DTC_INT_ENA1)CMD_DTC_INT_ENA1 0 (SLC0_RX_QUICK_EOF_INT_ENA1)SLC0_RX_QUICK_EOF_INT_ENA1

Fields

FRHOST_BIT0_INT_ENA1
FRHOST_BIT1_INT_ENA1
FRHOST_BIT2_INT_ENA1
FRHOST_BIT3_INT_ENA1
FRHOST_BIT4_INT_ENA1
FRHOST_BIT5_INT_ENA1
FRHOST_BIT6_INT_ENA1
FRHOST_BIT7_INT_ENA1
SLC0_RX_START_INT_ENA1
SLC0_TX_START_INT_ENA1
SLC0_RX_UDF_INT_ENA1
SLC0_TX_OVF_INT_ENA1
SLC0_TOKEN0_1TO0_INT_ENA1
SLC0_TOKEN1_1TO0_INT_ENA1
SLC0_TX_DONE_INT_ENA1
SLC0_TX_SUC_EOF_INT_ENA1
SLC0_RX_DONE_INT_ENA1
SLC0_RX_EOF_INT_ENA1
SLC0_TOHOST_INT_ENA1
SLC0_TX_DSCR_ERR_INT_ENA1
SLC0_RX_DSCR_ERR_INT_ENA1
SLC0_TX_DSCR_EMPTY_INT_ENA1
SLC0_HOST_RD_ACK_INT_ENA1
SLC0_WR_RETRY_DONE_INT_ENA1
SLC0_TX_ERR_EOF_INT_ENA1
CMD_DTC_INT_ENA1
SLC0_RX_QUICK_EOF_INT_ENA1

Links

() ()